Synopsys Synplify Pro ME is a synthesis tool integrated into Libero SoC and Libero IDE, enabling you to target and fully optimize your HDL design for any Microsemi device. It includes features such as:
- Integrated Module Generation and Mapping
- SCOPE Multi-Level Design Constraints
- Language-Sensitive Editor
- Advanced Register Detection
- Hierarchy Browser Display
- TCL Scripting
- HDL Analyst Solution.
Comments